Clock and LO components in 5G base stations (part 3/3)

Clock input monitoring, holdover and relocking with sampling clocks

Monitoring and relocking clock inputs are critical for the performance and the timing of 5G base station transceivers. See how to measure the relocking period parameters of IDT’s RF sampling clock generator / jitter attenuator with vector signal generator R&S SMW200A incl. phase noise profile option and high-performance spectrum and phase noise analyzer R&S FSWP.

Related solutions

Request information

Do you have questions or need additional information? Simply fill out this form and we will get right back to you.

I want to receive information from Rohde & Schwarz via

Marketing permission

I want to receive marketing or advertising information (e.g. on special offers and discount promotions) from Rohde & Schwarz GmbH & Co. KG and the Rohde & Schwarz entity or subsidiary company mentioned in the Imprint of this website via Email or Post. Further details on the use of personal data and the withdrawal procedure are set out in the Statement of Privacy and the Marketing Permission.

Your request has been sent successfully. We will contact you shortly.
An error is occurred, please try it again later.