Double data rate (DDR)

Login Register

Top content about Double data rate (DDR)

Double data rate (DDR) Oscilloscopes Development

System Level Verification and Debug of DDR3/4 Memory Designs

This application note provides an introduction to the DDR memory technology and explains common challenges, related to the specific nature of DDR data, command ...

Electronic-design-and-test-day-7-challenges-in-the-verification-of-a-DDR-memory-interface-Hermann-Ruckerbauer_1440_810.jpg
Double data rate (DDR) Oscilloscopes Bus and protocol testing

Challenges in the verification of a DDR memory interface

Verification and debugging of the interface is a difficult task. We look at the main design and debugging challenges and discuss best practices.

Oscilloscopes-Webinar-DDR-memory-system-design-verification-and-debug-rohde-schwarz_screen_1440_810.jpg
Double data rate (DDR) Memory Development

DDR memory system design verification and debug

Get best practices of doing the DDR memory system design verification and debugging with an oscilloscope in our On-demand webinar.

Double data rate (DDR) Webinars

Oscilloscopes-Webinar-DDR-memory-system-design-verification-and-debug-rohde-schwarz_screen_1440_810.jpg
Double data rate (DDR) Memory Development

DDR memory system design verification and debug

Get best practices of doing the DDR memory system design verification and debugging with an oscilloscope in our On-demand webinar.

Double data rate (DDR) Videos

Electronic-design-and-test-day-7-challenges-in-the-verification-of-a-DDR-memory-interface-Hermann-Ruckerbauer_1440_810.jpg
Double data rate (DDR) Oscilloscopes Bus and protocol testing

Challenges in the verification of a DDR memory interface

Verification and debugging of the interface is a difficult task. We look at the main design and debugging challenges and discuss best practices.

DDR3-signal-integrity-debugging_Screen.jpg
Double data rate (DDR) Serial bus debugging Oscilloscopes

DDR3 signal integrity debugging

DDR3 signal integrity debugging

Oscilloscope-RTP-RTx-K91-DDR3_14_screen.jpg
Double data rate (DDR) Oscilloscopes Signal integrity

Signal integrity debugging of DDR3

This option supports Signal Integrity debugging and automated compliance testing of DDR3, DDR3L and LPDDR3 memory interfaces

Double data rate (DDR) Application Cards & Notes

Double data rate (DDR) Oscilloscopes Development

System Level Verification and Debug of DDR3/4 Memory Designs

This application note provides an introduction to the DDR memory technology and explains common challenges, related to the specific nature of DDR data, command ...

Double data rate (DDR) Oscilloscopes Serial bus debugging

Efficient eye diagram testing in DDR3/DDR4 system designs

For system verification and debugging, eye diagram measurements are the most important tools for efficiently analyzing the signal integrity in any digital design

Double data rate (DDR) Serial bus debugging Digital debug

Triggering read and write cycles of DDR3 memories

The digital trigger of the R&S®RTP combined with the zone trigger offers versatile and flexible triggering capabilities for DDR memory interface measurements.

Power integrity Oscilloscopes Development

Verifying power integrity for DDR memories

Verifying power integrity for DDR memories - The R&S ® RT-ZPR20 power rail probe is a specialized oscilloscope probe for very low-noise measurements on power.