1 Results
Triggering read and write cycles of DDR3 memories
When analyzing the signal integrity performance of DDR interfaces, separating read and write cycles has been a challenging task. Comprehensive trigger capabilities are required – especially when attempting to recreate the eye diagram in realtime.
26-Sep-2018